ABSTRACT This paper introduces a novel surface passivation using Si 3 N 4 (20-nm)/Al 2 O 3 (15-nm) stack layers in InAlAs/InGaAs InP-based high-electron-mobility transistors (HEMTs). The new technology gives rise to good dc and RF performances in InP-based HEMTs. Notably different from the conventional Si 3 N 4 approach, an ultrathin layer of Al 2 O 3 (15-nm) grown by atomic layer deposition is incorporated in the surface passivation, which is the main feature of this technology. After passivation, the Si 3 N 4 /Al 2 O 3 -passivated HEMTs exhibit a superior dc performance demonstrating a high drain current up to 800 mA/mm, an increased peak transconductance of 1100 mS/mm at V GS = −0.2 V and a slight threshold voltage shift of V th = +120 mV. In terms of their RF performance, a maximum oscillation frequency (f max ) up to 340 GHz has been obtained, showing an excellent quality of the surface passivation. A physical explanation is addressed over why the good dc and RF performances have been achieved.
I. INTRODUCTION
Indium-phosphide-based high-electron-mobility transistors (InP-based HEMTs) with an extraordinary high-frequency [1] and a low-noise [2] performance are considered as the promising candidates to become the key components in Monolithic Millimeter-Wave Integrated Circuits [3] , [4] . Surface passivation on gate recess region of the InP-based HEMTs is critically important to prevent the DC anomalous effects and achieve a long-term operational reliability.
Passivation issues in the InP-based HEMTs has been a long-term research topic in the community. Normally, a thick Si 3 N 4 layer (∼100nm) grown by Plasma Enhanced Chemical Vapor Deposition (PECVD) has been used to passivate the device [5] , [6] . Whereas, the performance of InP-based HEMTs after passivation, e.g., the Maximum Oscillation Frequency (f max ) degrades due to the increment in parasitic capacitance [7] . Recently, an ultra-thin Al 2 O 3 layer deposited by atomic layer deposition (ALD) has been widely used in the III-V based HEMTs [8] - [10] . For instance, in [8] , an Al 2 O 3 thin layer deposited by CVD on GaN was reported as an effective surface passivation. The obtained results indicate that the present Al 2 O 3 layer is promising for surface passivation and for the gate insulator in GaN-based electron devices. Seo and Kim [9] , figured out that even though the effects of passivation are becoming more important in nanoscale HEMT devices, it is not clear which is the optimum passivation process. Full passivation of the gate structure is also needed for better reliability.
Up to now, there has been no report on the Si 3 N 4 /Al 2 O 3 stack layer passivation in InAlAs/InGaAs InP-based HEMTs. And, their DC and RF performances of HEMTs are still waiting to be disclosed. In the case of the Al 2 O 3 /Si 3 N 4 stack layer passivation, it has several advances against other approaches used. Compared with a single Si 3 N 4 layer, although there is an additional thin layer of Al 2 O 3 , it was reported by [11] that it could eliminate the surface bombardment caused by ionized plasma during the PECVD processing, and was capable of the coverage to the complex gate structures with a superior thickness controllability. On the other hand, compared with a single Al 2 O 3 layer, the incorporated Si 3 N 4 thin layer could reduce the overall permittivity of the passivation layer. Because of this, an increase in the parasitic capacitance could be limited.
In this article, we present a novel passivation method using a set of stack layers including Si 3 N 4 (group_1), As capping layer. Then, to form HEMT's structure, it has been carried out by mesa etching, source-and-drain ohmic contact formation, T-shaped gate recess via e-beam lithography. Ti(25nm)/Pt(25nm)/Au(300nm) is formed as a gate electrode via E-beam evaporation followed by gate recess lift-off defining the gate area of 2×(0.12×50) µm 2 , as shown in Fig. 1(b) . Detailed fabrication processing has also been mentioned in elsewhere [12] .
For the surface passivation, in Fig. 1 (a), InP-based HEMTs are then encapsulated with a set of Si 3 N 4 and Al 2 O 3 stack layers right after the gate-recess lift-off. A 15-nm Al 2 O 3 layer is deposited by ALD (Beneq TFS200) at 220 • C, using trimethylaluminum (TMA) and H 2 O precursors as Al and O sources. The growth rate is ∼1.05Ȧ/cycle with 500-ms of pulse and 5-sec of N 2 purge as a single growth cycle. And a 20-nm Si 3 N 4 layer is formed by PECVD (Plasma-Therm 790+) at 294 • C, using precursors of He-diluted Silane (flow rate: 500 sccm) and ammonia gas (flow rate: 27 sccm) at 904 mTorr with RF power of 100 W. The surface passivation domain is defined via photolithography and a refined wet-etching process to selectively remove Al 2 O 3 and Si 3 N 4 layers. To minimize the processing variation from each group of samples, a commercial 7:1 BOE etchant has been used for all samples with the etching rate of 30 A/sec for Al 2 O 3 and 22 A/sec for Si 3 N 4 respectively, confirmed by Atomic Force Microscopy (not shown here).
To characterize the surface passivation effect, DC performance is carried out before and after passivation through HP4142 semiconductor parameter analyzer at room temperature. RF Performance is characterized via an Agilent E8363B PNA vector network analyzer from 0.1 GHz to 40 GHz at room temperature. Their S-parameters are extracted and analyzed after measurement. Fig. 2 and Fig. 3 show the DC characteristics of a 2×(0.12×50)µm2 InP-based HEMT before and after different passivation including Fig. 2(a) , it plots the I DS -V DS curves before and after Si 3 N 4 /Al 2 O 3 passivation from group_2. In Fig. 2(b) and (c), it plots the I DS -V GS curves and the transconductance (g m ) against V GS curves from group_2 at V DS = 1.5 V and V DS = 1.0 V, respectively. Before passivation, at V DS = 1.5 V, the drain current, I DS , reaches 740 mA/mm at V GS = 0.08 V. After Si 3 N 4 /Al 2 O 3 passivation, it has a dramatic increase up to 800 mA/mm at the same effective V GS , considering the positive threshold voltage shift ( V th ) of +0.12 V after passivation. As shown in Fig. 2(b) , the threshold voltage (V th ) is extracted to be -0.738 V before passivation and -0.618 V after passivation. A limited positive V th shift +0.12 V is obtained after the Si 3 N 4 /Al 2 O 3 50 VOLUME 6, 2018 passivation. In addition, at V DS = 1.5 V, the peak transconductance, g m_MAX , shows an increase of 50 mS/mm from 1050 mS/mm at V GS = -0.4 V (before) to 1100 mS/mm at Fig. 2(a) , it also has an increase of +80 mS/mm in g m_MAX .
III. RESULTS AND DISCUSSION

A. DC CHARACTERISTICS
In terms of V th , it increases after passivation in all groups, in which the Si 3 N 4 passivation exhibits the maximum increase of +0.2 V. While, other passivation schemes show a smaller positive shift of ∼+0.1 V. Such a change of the positive shift of V th was also reported by Vandersinissen et al. [7] , with its V th +100 mV after passivation using a much thicker Si 3 N 4 layer of 200 nm. And, V th +120mV was also reported by Dammann et al. [13] corroborated by the decrease of gate-to-channel distance. This change can be explained by the in-diffusion of Pt into lnAlAs shottkey layer which reduced the distance between the gate metal to the lnGaAs channel, known as "gate sinking". It was initially reported by Canali et al. [14] showing an increased V th due primarily to the interdiffusion of Au into the barrier layer in Auger composition in-depth profile [14] , followed by the equation (1) .
where φ B is the shottkey barrier potential; E F0 is the femilevel at zero 2-DEG density; n D is the ionized donor charge; d is the distance between gate metal to channel; E C is the conduction band discontinuity of heterojunction. In addition, it is more interesting to note that inserting an Al 2 O 3 layer can make this change even smaller, as shown in Fig. 3(a) and (b) . Also, if we consider an ultra-short nanodevice, as the critical dimension is geometrically scaled, the effect of semiconductor properties, e.g., doping, on threshold voltage of any conventional devices can be largely changed, as reported in [15] . And, there might seem to have multiple reasons on getting different V th and V th for different structures. For the peak transconductance, an increase of g m_MAX can be observed among all groups after passivation except in group_4(Al 2 O 3 /Si 3 N 4 ). As shown in equation (2), the g m,MAX is synergistically affected by carrier density (n s ), carrier mobility, and parasitic resistance (R S ). The carrier mobility will be reduced as well as the emerging parasitic resistance caused by long-term high-stress-intensity ion bombardment during the Si 3 N 4 film deposition process, resulting in a decrease in g m,MAX . In our case, the side effect can be effectively circumvented by using a Si 3 N 4 /Al 2 O 3 stack layer passivation. So, an increment of g m,MAX , is achieved.
In Fig. 3 , it shows the shifts in DC parameters at V DS = 1.5V, and V DS = 1.0V. As for the drain current, I DS , it increases at the same effective gate bias after passivation using Si 3 N 4 , Si 3 N 4 /Al 2 O 3 and Al 2 O 3 at V DS = 1.0 V with the increment of +40 mA/mm, +87 mA/mm and +38 mA/mm, respectively. At V DS = 1.0 V, the maximum increase of I DS can be observed in group_2 using Si 3 N 4 /Al 2 O 3 passivation. With respect to the peak of VOLUME 6, 2018 51 transconductance (g m,MAX ), at V DS = 1.0 V, it exhibits an increase of +80 mS/mm after passivated via Si 3 N 4 /Al 2 O 3 , which is the biggest increase of the g m,MAX .
B. RF CHARACTERISTICS AND SMALL-SIGNAL MODELING
RF measurement has been carried out for all HEMTs before and after passivation. Their small-signal parameters have been extracted and plotted by modelling, as shown in Fig. 4 . Before measurement, an Open-Short method is used to exclude the parasitic pad capacitances and inductances. Fig. 4(a) and (b) plot the current gains (H 21 ), Maximum Available Gain (MAG/MSG) and Mason's unilateral gain (U g ) against millimeter frequency at V DS = 1.4 V and V GS = −0.3 V, where the maximum f max is obtained for the Si 3 N 4 /Al 2 O 3 passivated HEMTs in group_2. The f t and f max,MAX are obtained by extrapolating the curve of H 21 and U g followed by a slope of -20 dB/dec, when stable factor k exceeds to 1 respectively. The measured and simulated curves are fitted well in Smith chart, showing a good extrapolation. Note that, before passivation, f t and f max,MAX are 179 GHz and 336 GHz. After passivation, f t is decreased to 166 GHz, while f max,MAX is increased to 340 GHz. In Fig. 4(c) , the variation of f max,MAX and f t before and after passivation is plotted for all groups. It is interesting to note that f t shows a decrease after passivation regardless of the passivated layers used. However, in the case of f max,MAX , except for Al 2 O 3 /Si 3 N 4 passivation in group_4, it increases for the rest of groups after passivation with the maximum increase of 10 GHz for the Si 3 N 4 passivation in group_1 and 4 GHz for the Si 3 N 4 /Al 2 O 3 passivation in group_2. To explain the variation of RF performance among different passivations, the parameters of C gs and C gd are extracted based on the small-signal modeling at a bias of the peak f max,MAX , as shown in Fig. 5 . It is found that after passivation both values show an increase in all four groups. And, in comparison of C gs and C gd before and after passivation, the minimum increase is obtained using a Si 3 N 4 layer from 103 fF to 106 fF in C gs and from 6.00 fF to 6.66 fF in C gd at f max,MAX bias. In Si 3 N 4 /Al 2 O 3 passivation, they are also increased simultaneously from 94.3 fF to 99.9 fF in C gs and from 7.22 fF to 8.01 fF in C gd . As reported by Vandersinissen et al., the RF performance, however, suffers from the increased parasitic capacitances, such as C gs and C gd . In this work, it can be noted that after passivation in all cases of using the Si 3 N 4 and Al 2 O 3 , the value of C gs and C gd increases due to the high dielectric constant of Si 3 N 4 (ε Si3N4 = 7) and Al 2 O 3 (ε Al2O3 = 8.2). This is consistent with what was reported in [7] . Plus, as shown in Fig. 5 , the experimental results show higher capacitance for Si 3 N 4 /Al 2 O 3 as opposed to Si 3 N 4 because the net capacitance per unit area for the first case is given as:
which is greater than the capacitance per unit area for Si 3 N 4 passivation of the same thickness, as shown here:
because of the relative magnitudes of the permittivity. In addition, the profile of electrical field presented in the channel may also be varied in the stacked passivation. As reported in [16] , the negative charges in the passivation layer could readily modulate the electric field distribution in the channel, introducing little parasitic capacitance. With respect to the stacked Si 3 N 4 /Al 2 O 3 passivation, there exists a number of positive bulk fixed charges and negative interfacial fixed charges in ALD-deposited Al 2 O 3 [17] which will remodulate the profile of the electric field induced by Si 3 N 4 , resulting in a variation of parasitic capacitance in InP-based HEMTs.
IV. CONCLUSION
In this work, a novel surface passivation scheme utilizing Si 3 N 4 /Al 2 O 3 stack layers for InAlAs/InGaAs InP-based HEMTs is reported. The Si 3 N 4 /Al 2 O 3 passivated HEMTs exhibit a good DC and RF performances with a high drain current (I DS ), an increase in extrinsic transconductance (g m ) and a small positive threshold voltage shift ( V th ). For RF performance, after passivation the peak Maximum Oscillation Frequency (f max,MAX ) of HEMTs passivated by Si 3 N 4 /Al 2 O 3 shows an increase up to 340 GHz. The RF performance is analyzed by a small signal modeling based on measured S-parameters. And, a physical explanation is addressed over why the good DC and RF performances have been achieved.
